



FOR MESSRS : _____

DATE : Sep 11th, 2025

CUSTOMER'S ACCEPTANCE SPECIFICATIONS

TX38D203VM0BAA

Contents

No.	ITEM	SHEET No.	PAGE
1	COVER	7B64PS 2701-TX38D203VM0BAA-5	1-1/1
2	RECORD OF REVISION	7B64PS 2702-TX38D203VM0BAA-5	2-1/2~2/2
3	GENERAL DATA	7B64PS 2703-TX38D203VM0BAA-5	3-1/1
4	ABSOLUTE MAXIMUM RATINGS	7B64PS 2704-TX38D203VM0BAA-5	4-1/1
5	ELECTRICAL CHARACTERISTICS	7B64PS 2705-TX38D203VM0BAA-5	5-1/2~2/2
6	OPTICAL CHARACTERISTICS	7B64PS 2706-TX38D203VM0BAA-5	6-1/2~2/2
7	BLOCK DIAGRAM	7B64PS 2707-TX38D203VM0BAA-5	7-1/1
8	RELIABILITY TESTS	7B64PS 2708-TX38D203VM0BAA-5	8-1/1
9	LCD INTERFACE	7B64PS 2709-TX38D203VM0BAA-5	9-1/11~11/11
10	OUTLINE DIMENSIONS	7B64PS 2710-TX38D203VM0BAA-5	10-1/2~2/2
11	APPEARANCE STANDARD	7B64PS 2711-TX38D203VM0BAA-5	11-1/3~3/3
12	PRECAUTIONS	7B64PS 2712-TX38D203VM0BAA-5	12-1/2~2/2
13	DESIGNATION OF LOT MARK	7B64PS 2713-TX38D203VM0BAA-5	13-1/1

ACCEPTED BY: _____

PROPOSED BY: Oblack Tsai

JDI Taiwan Inc. Kaohsiung Branch	SHEET NO.	7B64PS 2701-TX38D203VM0BAA-5	PAGE	1-1/1
----------------------------------	-----------	------------------------------	------	-------

2. RECORD OF REVISION

DATE	SHEET No.	SUMMARY																																									
Jan.3,'23	7B64PS 2707- TX38D203VM2BAA-2 Page-7-1/1	7. BLOCK DIAGRAM Revised typo correction G-IC conerol → G-IC control																																									
	7B64PS 2709- TX38D203VM2BAA-2 Page-9-8/11	9.6 LVDS RECEIVER TIMING Revised <table><tr><td colspan="2">Item</td><td>Symbol</td><td>Max.</td><td rowspan="2">→</td><td>Max.</td></tr><tr><td>RinX (X=0,1,2,3)</td><td>1st data position</td><td>tRP1</td><td>-0.65</td><td>+0.65</td></tr></table>						Item		Symbol	Max.	→	Max.	RinX (X=0,1,2,3)	1st data position	tRP1	-0.65	+0.65																									
	Item		Symbol	Max.	→	Max.																																					
RinX (X=0,1,2,3)	1st data position	tRP1	-0.65	+0.65																																							
7B64PS 2701- TX38D203VM2BAA-2 Page-1-1/1 7B64PS 2713- TX38D203VM2BAA-2 Page-13-1/1	Company logo changed : KOE JDI Taiwan Inc. →  Japan Display Inc.																																										
Mar.21,'25	7B64PS 2703- TX38D203VM0BAA-3 Page 3-1/1	3. GENERAL DATA Changed LCD: amorphous silicon → LTPS Changed Power Consumption: 2.24 W for LCD → 0.33 W for LCD																																									
	7B64PS 2705- TX38D203VM0BAA-3 Page 5-1/2	5.1 LCD CHARACTERISTICS Changed <table><tr><td>Item↵</td><td>Symbol↵</td><td>Min.↵</td><td>Typ.↵</td><td>Max.↵</td><td>Unit↵</td></tr><tr><td>Power-Supply Current↵</td><td>I_{DD}↵</td><td>570↵</td><td>700↵</td><td>850↵</td><td>mA↵</td></tr><tr><td>CLK-Frequency↵</td><td>f_{CLK}↵</td><td>85↵</td><td>-↵</td><td>104↵</td><td>MHz↵</td></tr></table> ↓ <table><tr><td>Item↵</td><td>Symbol↵</td><td>Min.↵</td><td>Typ.↵</td><td>Max.↵</td><td>Unit↵</td></tr><tr><td>Power-Supply Current↵</td><td>I_{DD}↵</td><td>70↵</td><td>100↵</td><td>140↵</td><td>mA↵</td></tr><tr><td>CLK-Frequency↵</td><td>f_{CLK}↵</td><td>87.2↵</td><td>-↵</td><td>104↵</td><td>MHz↵</td></tr></table>						Item↵	Symbol↵	Min.↵	Typ.↵	Max.↵	Unit↵	Power-Supply Current↵	I _{DD} ↵	570↵	700↵	850↵	mA↵	CLK-Frequency↵	f _{CLK} ↵	85↵	-↵	104↵	MHz↵	Item↵	Symbol↵	Min.↵	Typ.↵	Max.↵	Unit↵	Power-Supply Current↵	I _{DD} ↵	70↵	100↵	140↵	mA↵	CLK-Frequency↵	f _{CLK} ↵	87.2↵	-↵	104↵	MHz↵
	Item↵	Symbol↵	Min.↵	Typ.↵	Max.↵	Unit↵																																					
	Power-Supply Current↵	I _{DD} ↵	570↵	700↵	850↵	mA↵																																					
CLK-Frequency↵	f _{CLK} ↵	85↵	-↵	104↵	MHz↵																																						
Item↵	Symbol↵	Min.↵	Typ.↵	Max.↵	Unit↵																																						
Power-Supply Current↵	I _{DD} ↵	70↵	100↵	140↵	mA↵																																						
CLK-Frequency↵	f _{CLK} ↵	87.2↵	-↵	104↵	MHz↵																																						
7B64PS 2707- TX38D203VM0BAA-3 Page 7-1/1	7. BLOCK DIAGRAM Changed: Gate driver + Source driver => Source driver																																										
7B64PS 2709- TX38D203VM0BAA-3 Page 9-7/11~8/11	9.5 TIME TABLE Changed: <table><tr><td colspan="2">Item↵</td><td>Min.↵</td><td>Typ.↵</td></tr><tr><td>Horizontal↵</td><td>CLK-Frequency↵</td><td>86.6↵</td><td>87.1↵</td></tr><tr><td>Vertical↵</td><td>Cycle-Time↵</td><td>725↵</td><td>727↵</td></tr></table> ↓ <table><tr><td colspan="2">Item↵</td><td>Min.↵</td><td>Typ.↵</td></tr><tr><td>Horizontal↵</td><td>CLK-Frequency↵</td><td>87.2↵</td><td>9.1↵</td></tr><tr><td>Vertical↵</td><td>Cycle-Time↵</td><td>730↵</td><td>760↵</td></tr></table> Changed : CLK (MHz) : 85(Min.)/87.1(Typ.) → 87.2(Min.)/ 91(Typ.)						Item↵		Min.↵	Typ.↵	Horizontal↵	CLK-Frequency↵	86.6↵	87.1↵	Vertical↵	Cycle-Time↵	725↵	727↵	Item↵		Min.↵	Typ.↵	Horizontal↵	CLK-Frequency↵	87.2↵	9.1↵	Vertical↵	Cycle-Time↵	730↵	760↵													
Item↵		Min.↵	Typ.↵																																								
Horizontal↵	CLK-Frequency↵	86.6↵	87.1↵																																								
Vertical↵	Cycle-Time↵	725↵	727↵																																								
Item↵		Min.↵	Typ.↵																																								
Horizontal↵	CLK-Frequency↵	87.2↵	9.1↵																																								
Vertical↵	Cycle-Time↵	730↵	760↵																																								
7B64PS 2713- TX38D203VM0BAA-3 Page 13-1/1	13. DESIGNATION of LOT MARK Added Rev.B																																										

2. RECORD OF REVISION

DATE	SHEET No.	SUMMARY																																																																																																							
May 15,'25	7B64PS 2703-TX38D203VM0BAA-4 Page 3-1/1	3. GENERAL DATA Revised typo correction in Power Consumption : 11.13 W for Backlight → 11.14 W for Backlight																																																																																																							
	7B64PS 2707-TX38D203VM2BAA-4 Page-7-1/1	7. BLOCK DIAGRAM Added : LVMD/SCAN signals and NTC Revised : Gate driver + Source driver → Source driver																																																																																																							
	7B64PS 2709-TX38D203VM0BAA-4 Page 9-1/11	9.1 INTERFACE PIN CONNECTIONS Revised : LOOP1 and LOOP2→GND Revised typo correction : V _{CC} →V _{DD}																																																																																																							
	7B64PS 2709-TX38D203VM0BAA-4 Page 9-3/11	9.2 LVDS INTERFACE Removed : BU90AL211-M																																																																																																							
	7B64PS 2709-TX38D203VM0BAA-4 Page 9-7/11	9.5 TIME TABLE Removed : B. Setup and Hold Time Revised typo correction in CLK Frequency(Typ.) : 9.1→91																																																																																																							
	7B64PS 2709-TX38D203VM0BAA-4 Page 9-8/11	9.6 LVDS RECEIVER TIMING Added : UI definition Revised : <table><tr><th></th><th>Item</th><th>Symbol</th><th>Min.</th><th>Typ.</th><th>Max.</th><th>Unit</th></tr><tr><td>CLK</td><td>Cycle frequency</td><td>1/t_{CLK}</td><td>87.2</td><td>91</td><td>104</td><td>MHz</td></tr><tr><td rowspan="6">RinX (X=0,1,2,3)</td><td>0 data position</td><td>tRP0</td><td>1/7t_{CLK}-0.65</td><td>1/7*t_{CLK}</td><td>1/7t_{CLK}+0.65</td><td rowspan="6">ns</td></tr><tr><td>1st data position</td><td>tRP1</td><td>-0.65</td><td>0</td><td>+0.65</td></tr><tr><td>2nd data position</td><td>tRP2</td><td>6/7t_{CLK}-0.65</td><td>6/7*t_{CLK}</td><td>6/7t_{CLK}+0.65</td></tr><tr><td>3rd data position</td><td>tRP3</td><td>5/7t_{CLK}-0.65</td><td>5/7*t_{CLK}</td><td>5/7t_{CLK}+0.65</td></tr><tr><td>4th data position</td><td>tRP4</td><td>4/7t_{CLK}-0.65</td><td>4/7*t_{CLK}</td><td>4/7t_{CLK}+0.65</td></tr><tr><td>5th data position</td><td>tRP5</td><td>3/7t_{CLK}-0.65</td><td>3/7*t_{CLK}</td><td>3/7t_{CLK}+0.65</td></tr><tr><td>6th data position</td><td>tRP6</td><td>2/7t_{CLK}-0.65</td><td>2/7*t_{CLK}</td><td>2/7t_{CLK}+0.65</td><td></td></tr></table> ↓ <table><tr><th></th><th>Item</th><th>Symbol</th><th>Min.</th><th>Typ.</th><th>Max.</th><th>Unit</th></tr><tr><td>CLK</td><td>Cycle frequency</td><td>1/t_{CLK}</td><td>87.2</td><td>91</td><td>104</td><td>MHz</td></tr><tr><td rowspan="6">RinX (X=0,1,2,3)</td><td>0 data position</td><td>tRP0</td><td>0.8</td><td>1</td><td>1.2</td><td rowspan="6">UI</td></tr><tr><td>1st data position</td><td>tRP1</td><td>-0.2</td><td>0</td><td>0.2</td></tr><tr><td>2nd data position</td><td>tRP2</td><td>5.8</td><td>6</td><td>6.2</td></tr><tr><td>3rd data position</td><td>tRP3</td><td>4.8</td><td>5</td><td>5.2</td></tr><tr><td>4th data position</td><td>tRP4</td><td>3.8</td><td>4</td><td>4.2</td></tr><tr><td>5th data position</td><td>tRP5</td><td>2.8</td><td>3</td><td>3.2</td></tr><tr><td>6th data position</td><td>tRP6</td><td>1.8</td><td>2</td><td>2.2</td><td></td></tr></table>		Item	Symbol	Min.	Typ.	Max.	Unit	CLK	Cycle frequency	1/t _{CLK}	87.2	91	104	MHz	RinX (X=0,1,2,3)	0 data position	tRP0	1/7t _{CLK} -0.65	1/7*t _{CLK}	1/7t _{CLK} +0.65	ns	1st data position	tRP1	-0.65	0	+0.65	2nd data position	tRP2	6/7t _{CLK} -0.65	6/7*t _{CLK}	6/7t _{CLK} +0.65	3rd data position	tRP3	5/7t _{CLK} -0.65	5/7*t _{CLK}	5/7t _{CLK} +0.65	4th data position	tRP4	4/7t _{CLK} -0.65	4/7*t _{CLK}	4/7t _{CLK} +0.65	5th data position	tRP5	3/7t _{CLK} -0.65	3/7*t _{CLK}	3/7t _{CLK} +0.65	6th data position	tRP6	2/7t _{CLK} -0.65	2/7*t _{CLK}	2/7t _{CLK} +0.65			Item	Symbol	Min.	Typ.	Max.	Unit	CLK	Cycle frequency	1/t _{CLK}	87.2	91	104	MHz	RinX (X=0,1,2,3)	0 data position	tRP0	0.8	1	1.2	UI	1st data position	tRP1	-0.2	0	0.2	2nd data position	tRP2	5.8	6	6.2	3rd data position	tRP3	4.8	5	5.2	4th data position	tRP4	3.8	4	4.2	5th data position	tRP5	2.8	3	3.2	6th data position	tRP6	1.8	2	2.2
	Item	Symbol	Min.	Typ.	Max.	Unit																																																																																																			
CLK	Cycle frequency	1/t _{CLK}	87.2	91	104	MHz																																																																																																			
RinX (X=0,1,2,3)	0 data position	tRP0	1/7t _{CLK} -0.65	1/7*t _{CLK}	1/7t _{CLK} +0.65	ns																																																																																																			
	1st data position	tRP1	-0.65	0	+0.65																																																																																																				
	2nd data position	tRP2	6/7t _{CLK} -0.65	6/7*t _{CLK}	6/7t _{CLK} +0.65																																																																																																				
	3rd data position	tRP3	5/7t _{CLK} -0.65	5/7*t _{CLK}	5/7t _{CLK} +0.65																																																																																																				
	4th data position	tRP4	4/7t _{CLK} -0.65	4/7*t _{CLK}	4/7t _{CLK} +0.65																																																																																																				
	5th data position	tRP5	3/7t _{CLK} -0.65	3/7*t _{CLK}	3/7t _{CLK} +0.65																																																																																																				
6th data position	tRP6	2/7t _{CLK} -0.65	2/7*t _{CLK}	2/7t _{CLK} +0.65																																																																																																					
	Item	Symbol	Min.	Typ.	Max.	Unit																																																																																																			
CLK	Cycle frequency	1/t _{CLK}	87.2	91	104	MHz																																																																																																			
RinX (X=0,1,2,3)	0 data position	tRP0	0.8	1	1.2	UI																																																																																																			
	1st data position	tRP1	-0.2	0	0.2																																																																																																				
	2nd data position	tRP2	5.8	6	6.2																																																																																																				
	3rd data position	tRP3	4.8	5	5.2																																																																																																				
	4th data position	tRP4	3.8	4	4.2																																																																																																				
	5th data position	tRP5	2.8	3	3.2																																																																																																				
6th data position	tRP6	1.8	2	2.2																																																																																																					
7B64PS 2709-TX38D203VM0BAA-4 Page 9-11/11	9.8 POWER SEQUENCE Revised typo correction : V _{CC} →V _{DD}																																																																																																								

2. RECORD OF REVISION

DATE	SHEET No.	SUMMARY
Sep 11,'25	7B64PS 2704- TX38D203VM0BAA-5 Page 4-1/1	4. ABSOLUTE MAXIMUM RATINGS Added LED Forward Current
	7B64PS 2705- TX38D203VM0BAA-5 Page 5-1/2	5.1 LCD CHARACTERISTICS Revised Frame Frequency and CLK Frequency
	7B64PS 2706- TX38D203VM0BAA-5 Page 6-1/2	6. OPTICAL CHARACTERISTICS Revised Brightness of White
	7B64PS 2709- TX38D203VM0BAA-5 Page 9-6/11	9.4 TIMING CHART All sheet revised

3. GENERAL DATA

3.1 DISPLAY FEATURES

This module is a 15" WHD of 13:5 format LTPS TFT. The pixel format is vertical stripe and sub pixels are arranged as R (red), G (green), B (blue) sequentially. This display is RoHS compliant, COG (chip on glass) technology and LED backlight are applied on this display.

Part Name	TX38D203VM0BAA
Module Dimensions	374.5(W) mm x 154.5(H) mm x 18.15 (D) mm
LCD Active Area	355.68(W) mm x 133.38(H) mm
Pixel Pitch	0.18525(W) mm x 0.18525 (H) mm
Resolution	1920 x 3(RGB)(W) x 720(H) Dots
Color Pixel Arrangement	R, G, B Vertical Stripe
LCD Type	Transmissive Color TFT; Normally Black
Display Type	Active Matrix
Number of Colors	16.7M Colors
Backlight	Light Emitting Diode (LED)
Weight	680 g
Interface	1ch LVDS; 60 pins
Power Supply Voltage	3.3V for LCD; 23.2V for Backlight
Power Consumption	0.33 W for LCD; 11.14 W for Backlight
Viewing Direction	Super Wide Version (In-Plane Switching)

4. ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Min.	Max.	Unit	Remarks
Supply Voltage	V _{DD}	-0.3	4.0	V	-
Input Voltage of Logic	V _I	-0.3	V _{DD} +0.3	V	Note 1
Operating Temperature	T _{op}	-40	85	°C	Note 2
Storage Temperature	T _{st}	-40	90	°C	Note 2
LED Forward Current	I _{LED}	-	200	mA	

Note 1: The rating is defined for the signal voltages of the interface such as CLK and pixel data pairs.

Note 2: The maximum rating is defined as above based on the chamber temperature, which might be different from ambient temperature after assembling the panel into the application. Moreover, some temperature-related phenomenon as below needed to be noticed:

- Background color, contrast and response time would be different in temperatures other than 25 °C.
- Operating under high temperature will shorten LED lifetime.


5. ELECTRICAL CHARACTERISTICS

$T_a = 25\text{ }^{\circ}\text{C}$, $V_{SS} = 0\text{V}$

5.1 LCD CHARACTERISTICS

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Remarks
Power Supply Voltage	V_{DD}	-	3.0	3.3	3.6	V	-
Differential Input Voltage for LVDS Receiver Threshold	V_I	"H" level	-	-	+50	mV	Note 1
		"L" level	-50	-	-		
Power Supply Current	I_{DD}	$V_{DD}=3.3\text{V, white}$	70	100	140	mA	Note 2
Frame Frequency	f_{Frame}	-	50	60	70	Hz	
CLK Frequency	f_{CLK}	-	76	91	106	MHz	

Note 1: VCM 1.2V is common mode voltage of LVDS transmitter and receiver. The input terminal of LVDS receiver is terminated with 100Ω .



Note 2: An all white check pattern is used when measuring I_{DD} . f_{Frame} is set to 60 Hz. Moreover, 2A fuse is applied in the module for I_{DD} . For display activation and protection purpose, power supply is recommended larger than 5A to start the display and break fuse once any short circuit occurred.

5.2 BACKLIGHT CHARACTERISTICS

$T_a = 25^\circ\text{C}$

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Remarks
LED Input Voltage	V_{LED}	-	-	23.2	27.2	V	Note1
LED Forward Current	I_{LED}	-	-	80	-	mA	
LED lifetime	-	$I_{\text{LED}} = 480\text{ mA}$	-	100K	-	hrs	Note 2
Thermistor type	-	-	NTC 10K			-	Note 3

Note 1: As Fig. 5.1 shown, LED current is constant, 80 mA, controlled by the LED Input Voltage when applying 23.2 V.

Note 2: The estimated lifetime is specified as the time to reduce 50% brightness by applying 80 mA at 25°C .

Note 3. Position : near LED.




Fig 5.1

6. OPTICAL CHARACTERISTICS

The optical characteristics are measured based on the conditions as below:

- Supplying the signals and voltages defined in the section of electrical characteristics.
- The backlight unit needs to be turned on for 30 minutes.
- The ambient temperature is 25 °C.
- In the dark room less than 100 lx, the equipment has been set for the measurements as shown in Fig 6.1.

$$T_a = 25\text{ }^{\circ}\text{C}, f_{\text{Frame}} = 60\text{ Hz}, V_{\text{DD}} = 3.3\text{V}$$

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Remarks
Brightness of White	-	$\phi = 0^{\circ}, \theta = 0^{\circ}$, $I_{\text{LED}} = 480\text{ mA}$	1020	1200	-	cd/m ²	Note 1
Brightness Uniformity	-		80	-	-	%	Note 2
Contrast Ratio	CR		800	1000	-	-	Note 3
Response Time	$T_r + T_f$	$\phi = 0^{\circ}, \theta = 0^{\circ}$	-	-	30	ms	Note 4
NTSC Ratio	-	$\phi = 0^{\circ}, \theta = 0^{\circ}$	-	70	-	%	-
Viewing Angle	θ_x	$\phi = 0^{\circ}, \text{CR} \geq 10$	-	85	-	Degree	Note 5
	$\theta_{x'}$	$\phi = 180^{\circ}, \text{CR} \geq 10$	-	85	-		
	θ_y	$\phi = 90^{\circ}, \text{CR} \geq 10$	-	85	-		
	$\theta_{y'}$	$\phi = 270^{\circ}, \text{CR} \geq 10$	-	85	-		
Color Chromaticity	Red	X	0.590	0.640	0.690	-	Note 6
		Y	0.280	0.330	0.380		
	Green	X	0.250	0.300	0.350		
		Y	0.550	0.600	0.650		
	Blue	X	0.100	0.150	0.200		
		Y	0.010	0.060	0.110		
	White	X	0.263	0.313	0.363		
		Y	0.279	0.329	0.379		

Note 1: The brightness is measured from the center point of the panel, P5 in Fig. 6.2, for the typical value.

Note 2: The brightness uniformity is calculated by the equation as below:

$$\text{Brightness uniformity} = \frac{\text{Min. Brightness}}{\text{Max. Brightness}} \times 100\%$$

which is based on the brightness values of the 9 points in active area measured by BM-5 as shown in Fig. 6.2.




Fig 6.1




Fig 6.2

Note 3: The Contrast Ratio is measured from the center point of the panel, P5, and defined as the following equation:

$$CR = \frac{\text{Brightness of White}}{\text{Brightness of Black}}$$

Note 4: The definition of response time is shown in Fig. 6.3. The rising time is the period from 10% brightness to 90% brightness when the data is from black to white. Oppositely, Falling time is the period from 90% brightness falling to 10% brightness.




Fig.6.3

Note 5: The definition of viewing angle is shown in Fig. 6.4. Angle ϕ is used to represent viewing directions, for instance, $\phi = 270^\circ$ means 6 o'clock, and $\phi = 0^\circ$ means 3 o'clock. Moreover, angle θ is used to represent viewing angles from axis Z toward plane XY.

The display is super wide viewing angle version, so that the best optical performance can be obtained from every viewing direction.





Fig 6.4

Note 6: The color chromaticity is measured from the center point of the panel, P5, as shown in Fig. 6.2.

7. BLOCK DIAGRAM



Note 1: Signals are CLK and pixel data pairs.

8. RELIABILITY TESTS

Test Item	Condition	
High Temperature	1) Operating 2) 85°C	500 hrs
Low Temperature	1) Operating 2) -40°C	500 hrs
High Temperature	1) Storage 2) 90°C	500 hrs
Low Temperature	1) Storage 2) -40°C	500 hrs
Heat Cycle	1) Operating 2) -40°C ~85°C 3) 3hrs~1hr~3hrs	500 hrs
Thermal Shock	1) Non-Operating 2) -40°C ↔ 85°C 3) 0.5 hr ↔ 0.5 hr	500 hrs
High Temperature & Humidity	1) Operating 2) 65°C & 85%RH 3) Without condensation	500 hrs (Note 3)
Vibration	1) Non-Operating 2) 10~200 Hz 3) 5G 4) X, Y, and Z directions	1 hr for each direction
Mechanical Shock	1) Non-Operating 2) 10 ms 3) 80G 4) ±X, ±Y and ±Z directions	Once for each direction
ESD	1) Operating 2) Tip: 150 pF, 330 Ω 3) Air discharge for glass: ±15KV 4) Contact discharge for metal frame: ±8KV	1) Glass: 9 points 2) Metal frame: 8 points (Note4)

Note 1: Display functionalities are inspected under the conditions defined in the specification after the reliability tests.

Note 2: The display is not guaranteed for use in corrosive gas environments.

Note 3: Under the condition of high temperature & humidity, if the temperature is higher than 60°C, the humidity needs to be reduced as Fig. 8.1 shown.




Fig. 8.1

Note 4: All pins of LCD interface (CN1) have been tested by ±200V contact discharge of ESD under non-operating condition.

9. LCD INTERFACE

9.1 INTERFACE PIN CONNECTIONS

The display interface connector (CN1) is 505110-6091 made by MOLEX and pin assignment is as below:

Pin No.	Symbol	Signal	Pin No.	Symbol	Signal
1	GND	Ground	31	RX3-	LVDS Data3-
2	V _{DD}	Power Supply (3.3V)	32	GND	Ground
3	V _{DD}	Power Supply (3.3V)	33	RXC+	LVDS Clock+
4	V _{DD}	Power Supply (3.3V)	34	RXC-	LVDS Clock-
5	V _{DD}	Power Supply (3.3V)	35	GND	Ground
6	NC	No connecting	36	RX2+	LVDS Data2+
7	GND	Ground	37	RX2-	LVDS Data2-
8	GND	Ground	38	GND	Ground
9	GND	Ground	39	RX1+	LVDS Data1+
10	GND	Ground	40	RX1-	LVDS Data1-
11	LVMD	Input : LVDS MAP (Low : JEIDA, High : VESA)	41	GND	Ground
12	SCAN	Input : Scan direction (Low : Normal, High : Reverse)	42	RX0+	LVDS Data0+
13	NC	No connecting	43	RX0-	LVDS Data0-
14	GND	Ground	44	NC	No connecting
15	Reserved	Keep to V _{DD} level	45	NC	No connecting
16	Reserved	Keep to V _{DD} level	46	GND	Ground
17	GND	Ground	47	NTC1	Backlight temperature Sensor pin 1 (*1)
18	Reserved	Keep to V _{DD} level	48	NTC2	Backlight temperature Sensor pin 2 (*1)
19	Reserved	Keep to V _{DD} level	49	BL_C6	Backlight cathode 6
20	GND	Ground	50	BL_C5	Backlight cathode 5
21	Reserved	Keep to V _{DD} level	51	BL_C4	Backlight cathode 4
22	Reserved	Keep to V _{DD} level	52	BL_C3	Backlight cathode 3
23	GND	Ground	53	BL_C2	Backlight cathode 2
24	Reserved	Keep to V _{DD} level	54	BL_C1	Backlight cathode 1
25	Reserved	Keep to V _{DD} level	55	NC	No connecting
26	GND	Ground	56	NC	No connecting
27	Reserved	Keep to V _{DD} level	57	NC	No connecting
28	Reserved	Keep to V _{DD} level	58	NC	No connecting
29	GND	Ground	59	BL_A1	Backlight anode1 common (For cathode 1,2,3)
30	RX3+	LVDS Data3+	60	BL_A2	Backlight anode1 common (For cathode 4,5,6)

Note 1 : NTC1, NTC2

Thermistor characteristics (Material : TD05-3H103FR)

Item	Specification	Condition
Resistance	10k ohm $\pm 1\%$	zero-power resistance at 25°C
B-constant	3370K $\pm 1\%$	B-value between 25 to 50°C
Maximum power dissipation	300mW	-
Heat dissipation	2.4mW/°C	at 25°C
Operating temperature range	-40 ~150°C	-
Rohs	Compliant	--


Placed in the edge of Backlight close to LED.

Note 2 : Please refer to 9.9 SCAN DIRECTION for the setting methods of scan function.

9.2 LVDS INTERFACE


1) VESA Mapping Mode

8Bit Mode (LVMD = H)




2) JEIDA Mapping Mode

① 8Bit Mode(LVMD = L)



② 6Bit Mode(LVMD = L)




Note 1: Transmitter Made by Thine : THC63LVDM83R or equivalent.

Note 2: 100Ω impedance of LVDS cable is recommended for best optical performance.


9.3 DATA MAPPING

Transmitter		VESA Mode	JEIDA Mode	
		8Bit Mode	8Bit Mode	6Bit Mode
Pin No.	Pin name	LVMD		
		HIGH	LOW	
51	TA0	R0(LSB)	R2	R0(LSB)
52	TA1	R1	R3	R1
54	TA2	R2	R4	R2
55	TA3	R3	R5	R3
56	TA4	R4	R6	R4
3	TA5	R5	R7(MSB)	R5(MSB)
4	TA6	G0(LSB)	G2	G0(LSB)
6	TB0	G1	G3	G1
7	TB1	G2	G4	G2
11	TB2	G3	G5	G3
12	TB3	G4	G6	G4
14	TB4	G5	G7(MSB)	G5(MSB)
15	TB5	B0(LSB)	B2	B0(LSB)
19	TB6	B1	B3	B1
20	TC0	B2	B4	B2
22	TC1	B3	B5	B3
23	TC2	B4	B6	B4
24	TC3	B5	B7(MSB)	B5(MSB)
27	TC4	(NA)	(NA)	(NA)
28	TC5	(NA)	(NA)	(NA)
30	TC6	DE	DE	DE
50	TD0	R6	R0(LSB)	(NA)
2	TD1	R7(MSB)	R1	(NA)
8	TD2	G6	G0(LSB)	(NA)
10	TD3	G7(MSB)	G1	(NA)
16	TD4	B6	B0(LSB)	(NA)
18	TD5	B7(MSB)	B1	(NA)
25	TD6	(NA)	(NA)	(NA)


(1) 8Bit Mode (LVMD=H)



(2) 8Bit Mode (LVMD=L)



(3) 6Bit Mode (LVMD=L)



DE : Display Enable

NA : Not Available

9.4 TIMING CHART




Fig. 9.1 Vertical Time




Fig. 9.2 Horizontal Timing


9.5 TIME TABLE

The column of timing sets including minimum, typical, and maximum as below are based on the best optical performance, frame frequency (f_{Frame}) = 60 Hz to define. If 60 Hz is not the aim to set, less than 62 Hz for f_{Frame} is recommended to apply for better performance by other parameter combination as the definitions in section 5.1.

A. Horizontal and Vertical Timing

Item		Symbol	Min.	Typ.	Max.	Unit
Horizontal	CLK Frequency	fclk	87.2	91	104	MHz
	Display Data	thd	1920			CLK
	Cycle Time	th	1990	1996	2166	
Vertical	Display Data	tvd	720			H
	Cycle Time	tv	730	760	800	

9.6 LVDS RECEIVER TIMING



$$R_{inX} = (R_{inX+}) - (R_{inX-}) \quad (X=0, 1, 2, 3)$$

	Item	Symbol	Min.	Typ.	Max.	Unit
CLK	Cycle frequency	$1/t_{CLK}$	87.2	91	104	MHz
RinX (X=0,1,2,3)	0 data position	t_{RP0}	0.8	1	1.2	UI
	1st data position	t_{RP1}	-0.2	0	0.2	
	2nd data position	t_{RP2}	5.8	6	6.2	
	3rd data position	t_{RP3}	4.8	5	5.2	
	4th data position	t_{RP4}	3.8	4	4.2	
	5th data position	t_{RP5}	2.8	3	3.2	
	6th data position	t_{RP6}	1.8	2	2.2	

UI: 1 data bit time($1/7 \cdot t_{CLK}$)

9.7 DATA INPUT for DISPLAY COLOR

(8BIT MODE)

Input color		Red Data								Green Data								Blue Data							
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
		MSB							LSB	MSB							LSB	MSB							LSB
Basic Color	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Red	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Green	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Blue	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note 1: Definition of gray scale : Color(n) Number in parenthesis indicates gray scale level. Larger number corresponds to brighter level.

Note 2: Data Signal : 1 : High, 0 : Low

(6BIT MODE)

Input color		Red Data						Green Data						Blue Data					
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
		MSBLSB						MSBLSB						MSBLSB					
Basic Color	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Red	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
Green	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Blue	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note 1: Definition of gray scale : Color(n) Number in parenthesis indicates gray scale level. Larger number corresponds to brighter level.

Note 2: Data Signal : 1 : High, 0 : Low

9.8 POWER SEQUENCE

Interface signals are also shown in the chart. Signals from any system shall be Hi- resistance state or low level when V_{DD} voltage is off.




Fig 9.4 Power Sequence

Sequence	Parameter	Symbol	Min.	Max.	Unit
Power ON	VCC rising time	T1	0.1	10	ms
	VCC 90% to signal	T2	0	--	ms
	signal to Backlight ON (T2<100ms)	T3	100	--	ms
Power OFF	Backlight OFF to signal stop	T4	0	--	ms
	signal stop to VCC fall	T5	60	--	ms
	VCC falling time	T6	0.1	10	ms
Restart	restart VCC time	T7	400	--	ms

9.9 SCAN DIRECTION

LCD scan direction




SCAN : Low



SCAN : High


10. OUTLINE DIMENSIONS

10.1 FRONT VIEW



General Tolerance:±0.5mm
Scale : NTS
Unit : mm

10.2 RAER VIEW



General Tolerance: $\pm 0.5\text{mm}$
Scale : NTS
Unit : mm

11. APPEARANCE STANDARD

The appearance inspection is performed in a room around 500~1000 lx based on the conditions as below:

- The distance between inspector's eyes and display is 30 cm.
- The viewing zone is defined with angle θ shown in Fig. 11.1 The inspection should be performed within 45° when display is shut down. The inspection should be performed within 5° when display is power on.




Fig. 11.1

11.1 THE DEFINITION OF LCD ZONE

LCD panel is divided into 3 areas as shown in Fig.11.2 for appearance specification in next section. A zone is the LCD active area (dot area); B zone is the area between A zone and metal frame.

In terms of housing design, B zone is the recommended window area customers' housing should be located in.




Fig. 11.2

11.2 LCD APPEARANCE SPECIFICATION

The specification as below is defined as the amount of unexpected phenomenon or material in different zones of LCD panel. The definitions of length, width and average diameter using in the table are shown in Fig. 11.3 and Fig. 11.4.

Item	Criteria				Applied zone
Scratches	Length (mm)	Width (mm)	Maximum number	Minimum space	A, B
	Ignored	$W \leq 0.02$	Ignored	-	
	$L \leq 40$	$0.02 < W \leq 0.04$	10	-	
	$L \leq 20$	$W \leq 0.04$	10	-	
Dent	Serious one is not allowed				A
Wrinkles in polarizer	Serious one is not allowed				A
Bubbles on polarizer	Average diameter (mm)		Maximum number		A
	$D \leq 0.2$		Ignored		
	$0.2 < D \leq 0.3$		12		
	$0.3 < D \leq 0.5$		3		
	$0.5 < D$		0		
1) Stains 2) Foreign Materials 3) Dark Spot	Filamentous (Line shape)				A, B
	Length (mm)	Width (mm)	Maximum number		
	$L \leq 2.0$	$W \leq 0.03$	Ignored		
	$L \leq 3.0$	$0.03 < W \leq 0.05$	6		
	$L \leq 2.5$	$0.05 < W \leq 0.1$	1		
	Round (Dot shape)				A, B
	Average diameter (mm)	Maximum number	Minimum Space		
	$D < 0.2$	Ignored	-		
	$0.2 \leq D < 0.3$	10	10 mm		
	$0.3 \leq D < 0.4$	5	30 mm		
	$0.4 \leq D$	0	-		
	Those wiped out easily are acceptable				
	Dot-Defect (Note 1)		Type	Maximum number	
Bright dot-defect		1 dot	0		
Dark dot-defect		1 dot	5		
		2 adjacent dot	2		
		In total	5		
In total			5		




Fig 11.3




Fig 11.4

Note 1: The definitions of dot defect are as below:

- For bright dot-defect, showing black pattern, visible with defect size over 1/2 dot is defined.
- For dark dot-defect, showing white pattern, defect size over 1/2 dot area is defined.
- The definition of 1-dot-defect is the defect-dot, which is isolated and no adjacent defect-dot.
- The definition of adjacent dot is shown as Fig. 11.5.
- The Density of dot defect is defined in the area within diameter $\phi = 10\text{mm}$.




Fig. 11.5

12. PRECAUTIONS

12.1 PRECAUTIONS of ESD

- 1) Before handling the display, please ensure your body has been connected to ground to avoid any damages by ESD. Also, do not touch display's interface directly when assembling.
- 2) Please remove the protection film very slowly before turning on the display to avoid generating ESD.

12.2 PRECAUTIONS of HANDLING

- 1) In order to keep the appearance of display in good condition, please do not rub any surfaces of the displays by sharp tools harder than 3H, especially touch panel, metal frame and polarizer.
- 2) Please do not pile the displays in order to avoid any scars leaving on the display. In order to avoid any injuries, please pay more attention for the edges of glasses and metal frame, and wear finger cots to protect yourself and the display before working on it.
- 3) Touching the display area or the terminal pins with bare hand is prohibited. This is because it will stain the display area and cause poor insulation between terminal pins, and might affect display's electrical characteristics furthermore.
- 4) Do not use any harmful chemicals such as acetone, toluene, and isopropyl alcohol to clean display's surfaces.
- 5) Please use soft cloth or absorbent cotton with ethanol to clean the display by gently wiping. Moreover, when wiping the display, please wipe it by horizontal or vertical direction instead of circling to prevent leaving scars on the display's surface, especially polarizer.
- 6) Please wipe any unknown liquids immediately such as saliva, water or dew on the display to avoid color fading or any permanently damages.
- 7) Maximum pressure to the surface of the display must be less than 1.96×10^4 Pa. If the area of adding pressure is less than 1cm^2 , the maximum pressure must be less than 1.96N.

12.3 PRECAUTIONS OF OPERATING

- 1) Please input signals and voltages to the displays according to the values defined in the section of electrical characteristics to obtain the best performance. Any voltages over than absolute maximum rating will cause permanent damages to this display. Also, any timing of the signals out of this specification would cause unexpected performance.
- 2) When the display is operating at significant low temperature, the response time will be slower than it at 25°C . In high temperature, the color will be slightly dark and blue compared to original pattern. However, these are temperature-related phenomenon of LCD and it will not cause permanent damages to the display when used within the operating temperature.
- 3) The use of screen saver or sleep mode is recommended when static images are likely for long periods of time. This is to avoid the possibility of image sticking.
- 4) Spike noise can cause malfunction of the circuit. The recommended limitation of spike noise is no bigger than $\pm 100\text{ mV}$.

JDI Taiwan Inc. Kaohsiung Branch	SHEET NO.	7B64PS 2712-TX38D203VM0BAA-5	PAGE	12-1/2
----------------------------------	--------------	------------------------------	------	--------

12.4 PRECAUTIONS of STORAGE

If the displays are going to be stored for years, please be aware the following notices.

- 1) Please store the displays in a dark room to avoid any damages from sunlight and other sources of UV light.
- 2) The recommended long term storage temperature is between 10°C ~35°C and 55%~75% humidity to avoid causing bubbles between polarizer and LCD glasses, and polarizer peeling from LCD glasses.
- 3) It would be better to keep the displays in the container, which is shipped from JDI, and do not unpack it.
- 4) Please do not stick any labels on the display surface for a long time, especially on the polarizer.

13. DESIGNATION of LOT MARK

1) The lot mark is showing in Fig.13.1. First 4 digits are used to represent production lot, T represented product of JDI Taiwan, and the last 6 digits are the serial number.




Fig. 13.1

2) The tables as below are showing what the first 4 digits of lot mark are shorted for.

Year	Mark
2022	2
2023	3
2024	4
2025	5
2026	6

Month	Mark	Month	Mark
1	01	7	07
2	02	8	08
3	03	9	09
4	04	10	10
5	05	11	11
6	06	12	12

Week (Days)	Mark
1~7	1
8~14	2
15~21	3
22~28	4
29~31	5

3) Except letters I and O, revision number will be shown on lot mark and following letters A to Z.

REV.No	ITEM	REMARKS
A	-	-
B	LCD changed	PCN 1113

4) The location of the lot mark is on the back of the display shown in Fig. 13.2.

Label example:




Fig 13.2